

US009412833B2

(12) United States Patent

Chau et al.

US 9,412,833 B2

(45) Date of Patent:

(10) Patent No.:

Aug. 9, 2016

(54) NARROW SEMICONDUCTOR TRENCH STRUCTURE

(75) Inventors: **The-Tu Chau**, San Jose, CA (US); **Hoang Le**, San Jose, CA (US); **Kuo-In**

Chen, Los Altos, CA (US)

(73) Assignee: Vishay-Siliconix, Santa Clara, CA (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35

U.S.C. 154(b) by 1530 days.

(21) Appl. No.: 12/030,809

(22) Filed: Feb. 13, 2008

(65) Prior Publication Data

US 2009/0104751 A1 Apr. 23, 2009

Related U.S. Application Data

- (62) Division of application No. 11/373,630, filed on Mar. 9, 2006.
- (60) Provisional application No. 60/661,198, filed on Mar. 11, 2005.
- (51) **Int. Cl. H01L 29/66** (2006.01)
- (52) U.S. CI. CPC *H01L 29/66181* (2013.01)

(56) References Cited

U.S. PATENT DOCUMENTS

4,131,524 A 12/1978 Gieles 4,478,655 A 10/1984 Nagakubo et al.

4,605,919 A 4,660,068 A 4,758,531 A 4,799,990 A 4,835,585 A 4,843,025 A 4,857,986 A	7/1988 1/1989 5/1989 * 6/1989 8/1989	Sakuma et al. Beyer et al. Kerbaugh et al. Panousis Morita						
4,939,557 A 7/1990 Pao et al. (Continued)								

FOREIGN PATENT DOCUMENTS

	(Co	ntinued)	
EP	0354449	2/1990	
EP	0238749	10/1986	

OTHER PUBLICATIONS

Application As Filed; U.S. Appl. No. 11/373,630; The-Tu Chau; et al., filed Feb. 13, 2008.


(Continued)

Primary Examiner — Tony Tran

(57) ABSTRACT


Systems and methods for narrow semiconductor trench structures. In a first method embodiment, a method for forming a narrow trench comprises forming a first layer of insulating material on a substrate and creating a trench through the first layer of insulating material and into the substrate. A second insulating material is formed on the first layer and on exposed portions of the trench and the second insulating material is removed from the first layer of insulating material and the bottom of the trench. The trench is filled with an epitaxial material and the first layer of insulating material is removed. A narrow trench is formed by the removal of remaining portions of the second insulating material.

7 Claims, 4 Drawing Sheets



US 9,412,833 B2 Page 2

(56)		Referen	nces Cited		0250276 A1		Heath et al.	
	***	D)253193 A1*		Chen et al 257/34	1 7
	U.S.	PATENT	DOCUMENTS)277278 A1		Maleville et al.	06
					0046419 A1*		Sandhu et al 438/38	50
5,087,5			Chan et al.		0081919 A1		Inoue et al.	
5,182,2		1/1993			0091456 A1	5/2006	Montgomery Bhalla et al.	
5,366,9			Takahashi et al.		0108635 A1 0128100 A1		Aoki et al.	
5,602,4			Tsubouchi et al.		0128100 A1 0138538 A1		Ohmi et al.	
5,814,8			Williams)292825 A1	12/2006		
5,963,8			Saihara et al.		0034911 A1	2/2007		
5,965,9			Ohtani et al.		0034911 A1 0048966 A1		Chau et al.	
6,059,9			Nakasuji		0048300 A1 0099344 A9*		Basol et al 205/66	58
6,153,8			Omura et al.		0157281 A1		Chau et al.	90
6,180,9			Kohno et al.		0104751 A1		Chau et al.	
6,245,6			Noble et al.		0032857 A1		Izadnegahdar et al.	
6,359,3			Hijzen et al.		0072519 A1		Ohmi et al.	
6,373,1		4/2002	Pages et al.	2010/0	0012319 A1	3/2010	Ommi et al.	
6,436,7			Lin et al.		EODEL	CNI DATED	NE DOCIDENE	
6,483,1			Forbes et al.		FOREI	GN PALE	NT DOCUMENTS	
6,495,8			Shibata et al.					
6,580,1			Noble et al.	EP		28337	2/2006	
6,605,8			Krivokapic et al.	JP	5810	00441	6/1983	
6,621,1			Onishi et al.	JP	58-16	58258	10/1983	
6,630,3		10/2003	Shibata et al.	JP	58-19	97839	11/1983	
6,710,4		3/2004	Sapp	JP	6102	22630	1/1986	
6,903,3			Ohmi et al.	JP	61-25	56739	11/1986	
6,919,6			Saitoh et al.	JP	62-29	98130	12/1987	
6,924,1			Williams et al.	JP	6229	98130	12/1987	
6,960,8	21 B2		Noble et al.	JP	6328	34832	11/1988	
6,967,1	12 B2		Maa et al.	JP	S6329	91449	11/1988	
6,995,4			Hill et al.	JP	40100	08672	1/1989	
7,217,6			Forbes et al.	JP	02-03	35736	2/1990	
7,348,2			Aoki et al.	JP	02-05	58248	2/1990	
7,361,9			Miura et al.	JP	S63-28	84832	11/1998	
7,663,1			Ohmi et al.	JP	200223	31945	8/2002	
7,928,5			Ohmi et al.	JP	200403	56003	2/2004	
8,409,9			Chau et al.	JP	200414	16626	5/2004	
2001/00260			Noble et al.	JP	200435	56114	12/2004	
2002/01049			Shibata et al.	KR	102004003	36958	4/2004	
2002/01556			Sakakibara	WO	200410)5116	12/2004	
2003/00084			Sato et al.	WO	200605	58210	6/2006	
2003/00732			Birner et al 438/197		O	THER PU	BLICATIONS	
2003/00828	73 A1*		Zambrano 438/238		~ .			
2003/01025	54 A1	6/2003	Darwish	Nakami	ıra et al. Effec	ts of Select	ing Channel Direction in Improvi	nσ
2004/01552	87 A1	8/2004	Omura et al.				SFETs Fabricated on (110) Surfa	_
2004/01618	86 A1	8/2004	Forbes et al.				` '	
2004/01856	55 A1	9/2004	Kishimoto et al.				f Applied Physics, vol. 43, No. 41	в,
2004/01980			Yeo et al.	Apr. 20	04, pp. 1723-1	728. cited	by applicant.	
2005/00263			Noble et al.	Peter Va	ın Zant, Micro	chip Fabric	ation, 2000, McGraw-Hill Public	a-
2005/00295			He et al.		urth Edition, p		, ,	
2005/00295			Verma et al 438/312	, - 0	, <u>r</u>			
2005/00790			Bernstein et al.	* cited	by examine	r		
2003/02240	70 AI	10/2003	Demotem et al.	Ched	оу сханине.	L		



Aug. 9, 2016

FIGURE 1




FIGURE 2




FIGURE 3




FIGURE 4




FIGURE 5




FIGURE 6




FIGURE 7




FIGURE 8

1

NARROW SEMICONDUCTOR TRENCH STRUCTURE

RELATED APPLICATIONS

This Application claims benefit of U.S. Provisional Patent Application Ser. No. 60/661,198, filed Mar. 11, 2005, to Chau et al., which is hereby incorporated herein by reference in its entirety.

This is a Divisional Application of, and claims benefit to, co-pending U.S. patent application Ser. No. 11/373,630, filed Mar. 9, 2006, to Chau et al., which is hereby incorporated herein by reference in its entirety.

TECHNICAL FIELD

Embodiments of the present invention relate to the fields of manufacturing semiconductors, and more particularly to systems and methods for forming narrow trench structures in $_{20}$ semiconductors.

BACKGROUND

The inexorable decrease of feature size, e.g., critical dimension, of modern semiconductor devices is increasing semiconductor density in a wide variety of types of semiconductor devices. However, conventional methods for fabricating trenches in semiconductors, for example, as commonly used in power semiconductors and memory semiconductors, e.g., dynamic random access memory, are challenged to construct ever-narrower trenches corresponding to such decreases in semiconductor process critical dimension. In addition, some semiconductor applications have power density and/or voltage requirements that mitigate against 35 decreasing process dimensions.

SUMMARY

Therefore, there is a need for systems and methods for 40 narrow semiconductor trench structures.

Accordingly, systems and methods for narrow semiconductor trench structures are disclosed. In a first method embodiment, a method for forming a narrow trench comprises forming a first layer of insulating material on a substrate and creating a trench through the first layer of insulating material and into the substrate. A second insulating material is formed on the first layer and on exposed portions of the trench and the second insulating material is removed from the first layer of insulating material and the bottom of the trench. The 50 trench is filled with an epitaxial material and the first layer of insulating material is removed. A narrow trench is formed by the removal of remaining portions of the second insulating material.

In accordance with another embodiment of the preset 55 invention, a semiconductor device includes a trench characterized as having a width dimension of less than one tenth of the critical dimension of the semiconductor process used to manufacture the semiconductor device.

In accordance with another method embodiment of the 60 preset invention, a first trench in a semiconductor substrate is formed. A first layer of material is applied adjacent to and parallel to an edge of the first trench. A second layer of material is applied adjacent to and parallel to an edge of the first layer of material. The first layer of material is removed 65 while retaining the second layer of material to form a narrow trench.

2

BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1, 2, 3, 4, 5 and 6 illustrate side sectional views of a wafer in intermediate stages of forming a narrow trench, in accordance with embodiments of the present invention.

FIG. 7 illustrates a side sectional view of a wafer with a completed narrow trench, in accordance with embodiments of the present invention.

FIG. 8 illustrates a method of forming a narrow trench, in accordance with embodiments of the present invention.

BEST MODES FOR CARRYING OUT THE INVENTION

Reference will now be made in detail to the various embodiments of the invention, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with these embodiments, it will be understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the appended claims. Furthermore, in the following detailed description of the present invention, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be recognized by one of ordinary skill in the art that the present invention may be practiced without these specific details. In other instances, well-known methods, procedures, components, and circuits have not been described in detail as not to unnecessarily obscure aspects of the present invention.

Narrow Semi Conductor Trench Structure

Conventional semiconductor processing techniques are generally unable to produce a vertical trench narrower, e.g., of less width, than the critical dimension (CD) of a semiconductor process. Usually, a minimum trench width is determined by the lithographic process capability.

Utilizing a process with a smaller critical dimension in order to create narrower trenches is not always commercially feasible. For example, at any given point in time there is a minimum process geometry available. Further, there are many cases in which an improved process geometry is prohibitively expensive for its beneficial return, but in which case narrower trenches would be advantageous none-the-less.

FIG. 1 illustrates a side sectional view of a wafer in an intermediate stage of forming a narrow trench, in accordance with embodiments of the present invention. FIG. 1 illustrates a first insulating layer 110, for example oxide or nitride, that has been grown on top of a substrate 101. It is appreciated that embodiments of the present invention are well suited to a wide variety of substrates, e.g., Silicon or Germanium, as well as to a wide variety of doping levels, including formation in and/or on epitaxial layers.

FIG. 2 illustrates a side sectional view of a wafer in an intermediate stage of forming a narrow trench, in accordance with embodiments of the present invention. FIG. 2 illustrates a trench 120, formed via conventional trench etching techniques, through first insulating layer 110 and into substrate 101. In general, the depth of trench 120 is a function of the design of the semiconductor device utilizing the trench.

After formation of the trench 120, a second insulating film 115 is deposited or grown on all the exposed surfaces. For

3

example, second insulating film 115 is deposited or grown on top of first insulating layer 110 and on the walls and bottom of

FIG. 3 illustrates a side sectional view of a wafer in an intermediate stage of forming a narrow trench, in accordance 5 with embodiments of the present invention. FIG. 3 illustrates the trench structure after second insulating film 115 has been removed from the top and bottom of trench 120 via a blanket dry etching process.

FIG. 4 illustrates a side sectional view of a wafer in an 10 intermediate stage of forming a narrow trench, in accordance with embodiments of the present invention. FIG. 4 illustrates the trench 120 filled with crystal epitaxial fill 130 via a selective epitaxial growth process. Embodiments in accordance with the present invention are well suited to an epitaxial fill 15 130 comprising n-type or p-type doped or undoped material. Epitaxial fill 130 should be grown up to at least to the bottom of first insulating layer 110.

FIG. 5 illustrates a side sectional view of a silicon wafer in an intermediate stage of forming a narrow trench, in accor- 20 dance with embodiments of the present invention. FIG. 5 illustrates the trench 120 after a chemical mechanical polishing operation has removed remaining portions of first insulating layer 110.

FIG. 6 illustrates a side sectional view of a wafer in an 25 intermediate stage of forming a narrow trench, in accordance with embodiments of the present invention. FIG. 6 illustrates the fill 130 after an etching operation has removed remaining portions of second insulating layer 115 (FIG. 5).

It is to be appreciated that the removal of second insulating 30 material 115 (FIG. 5) along the side portions of fill 130 produces narrow trenches 140, in accordance with embodiments of the present invention.

FIG. 7 illustrates a side sectional view of a wafer with a completed narrow trench, in accordance with embodiments 35 of the present invention. FIG. 7 illustrates narrow trenches 140 after a high temperature anneal operation in a Hydrogenambient atmosphere has smoothed out the trench corners and/or surface.

It is to be appreciated insulating material 115 can generally 40 be formed to a thickness that is much thinner, e.g., smaller, than a critical dimension of a semiconductor process. Consequently, trenches formed in semiconductors in accordance with embodiments of the present invention can be thinner (narrower) than a critical dimension of the semiconductor 45 process utilized to create the semiconductor. For example, prototype trenches of 200 Å to 300 Å wide have been constructed utilizing a 1.0-micron process. Simulation results predict that trenches less than about 100 Å wide may be fabricated in this manner. Such trenches can be excess of 1000 50 times smaller than the process critical dimension.

FIG. 8 illustrates a semiconductor manufacturing process 800 of forming a narrow trench, in accordance with embodiments of the present invention. In 810, a first layer of insulating material is formed on a substrate. The insulating material 55 of insulating material comprises growing said first layer of may be deposited, e.g., PECVD, or thermally grown.

In 820, a trench is created through the first layer of insulating material and into the substrate. In 830, a second insulating material is formed on the first layer and on exposed portions of the trench.

In 840, the second insulating material is removed from the first layer of insulating material and the bottom of the trench, for example, via a blanket dry etching process.

In 850, the trench is filled with an epitaxial material, for example via a selective epitaxial growth process. In 860, the 65 first layer of insulating material is removed, for example via a chemical mechanical polishing process.

In 870, a narrow trench is formed by the removal of the remaining portions of the second insulating material.

In optional 880, a high temperature anneal is conducted in a Hydrogen-ambient atmosphere to smooth the trench sur-

While the method of the embodiment illustrated in flow chart 800 shows specific sequences and quantity of operations, the present invention is suitable to alternative embodiments. For example, not all the operations provided for in the methods are required for the present invention. Furthermore, additional operations can be added to the operations presented in the present embodiment. Likewise, the sequences of operations can be modified depending upon the application.

In this novel manner, a narrow trench having a width very much less than a critical dimension of a semiconductor process can be formed. Such narrow trenches advantageously increase density of vertical channel semiconductors as well as beneficially decrease on resistance of such devices, e.g., in vertical power metal oxide semiconductors (MOSFETs).

Thus, embodiments in accordance with the present invention provide systems and methods for narrow semiconductor trench structures. Additionally, in conjunction with the aforementioned benefit, embodiments of the present invention provide systems and methods for narrow semiconductor trench structures that enable constructing trenches having a width very much less than a critical dimension of a semiconductor process. As a further benefit, in conjunction with the aforementioned benefits, systems and methods of narrow semiconductor trench structures are provided in a manner that is compatible and complimentary with existing semiconductor processing systems and manufacturing processes.

Embodiments in accordance with the present invention, narrow semiconductor trench structure, are thus described. While the present invention has been described in particular embodiments, it should be appreciated that the present invention should not be construed as limited by such embodiments, but rather construed according to the below claims.

What is claimed is:

1. A semiconductor fabrication method for forming a narrow trench, said method comprising:

forming a first layer of insulating material on a substrate; creating a trench through the first layer of insulating material and into the substrate;

forming a second insulating material on the first layer and on exposed portions of the trench:

removing the second insulating material from the first layer of insulating material and the bottom of the trench;

filling the trench with an epitaxial material;

removing the first layer of insulating material; and forming a narrow trench by the removal of remaining portions of the second insulating material.

- 2. The method of claim 1 wherein said forming a first layer insulating material.
- 3. The method of claim 1 wherein said forming a second insulating material comprises growing said second insulating
- 4. The method of claim 1 wherein said removing the second insulating material comprises applying a blanket dry etching process.
- 5. The method of claim 1 wherein said filling comprises growing epitaxial material.
- 6. The method of claim 1 wherein said removing the first layer of insulating material comprises applying chemical mechanical polishing.

7. The method of claim 1 further comprising annealing the substrate at high temperature in a Hydrogen-ambient atmosphere.

5

6